Design and Implementation of Low Power and Area Efficient Full Adder Using Modified GDI Technique

Hemant Rajoriya¹, Sachin Bandewar²

M.Tech (Student VLSI), Department of ECE, Sri SatyaSai College of Engineering, Bhopal, M.P.- India¹ Professor, Department of ECE, Sri SatyaSai College of Engineering, Bhopal, M.P.- India² hemantrajorya25@gmail.com¹

Abstract: Power utilization has turned out to be significant plan limitation for incorporated circuits(IC's). In the Nanometer innovation administration, spillage control has turned into a noteworthy part of aggregate power. Full snake is the fundamental practical unit of an ALU. The power utilization of a processor is brought down by bringing down the power utilization of an ALU, and the power utilization of an ALU can be brought down by bringing down the power utilization of Full snake. The low power systems are winding up more essential because of quick improvement of compact computerized applications; interest for rapid and low power consumption.GDI (Gate Diffusion Input) is one of the low power and territory effective procedure. GDI requires less number of transistors contrasted with CMOS innovation. The fundamental cell of GDI comprises of two transistors where three terminals i.e Gate, Source and Drain considered as data sources. Along these lines, it is useful for low power, postponement and range. In any case, the detriment of GDI is its yield has poor rationale swing .This paper shows low power elite multiplexer based full viper plan in CADENCE VIRTUOSO GPDK 45nm Technology. The power utilization examination is additionally influenced in light of CMOS and GDI to outline method.

Keywords: GDI, CMOS, Modified GDI, low power consumption. Full Adder, XOR, XNOR.

1. INTRODUCTION

We have seen that today electronic devices accept a basic part in every one's regular day to day existence. Devices, for instance, mobile phone, ipad, convenient PC, take calculator push toward getting to be have to go ahead with a pleasing life, the creating design towards minimal figuring and remote correspondence, control scattering has ended up being a champion among the most essential factor in the continued with progression of microelectronics development [1]. As the quantity of transistors per bite the dust have enhanced by the advance/change in the CMOS hardware, and the need of more prominent execution has turned into the essential driving variable in the semiconductor business. As more transistors can be incorporated into solitary set, an ever increasing number of instruments of frameworks can be stuffed into a specific chip. This has minimized the span of the chip as well as cost and deferral to an exorbitant degree.

Because of expanded resistance in these MI conductor industry, chip producer looking through these objectives forcefully [8].

In this manner we can state that warmth scattering, and intemperate cooling diminishment specifically impacts the cost of an IC.Hence low power usage has ended up being zero demand goals and prevalent per-watt has transformed into another task for microchip chip makes today. The power usage of the circuit can figure

$$P_{avg/gate} = P_{leakage} + P_{switching} + P_{shortcircuit}$$

Where $P_{leakage}$ is the power devoured when we scale the divert length in nanometer administration it increments with temperature of the circuit increments in perfect state. $P_{switching}$ it happened because of charging and releasing of draw up and pull down system. P_{short} circuit happened because of charging

and releasing of inward capacitances of the transistor from $V_{dd \mbox{ to Gnd}}.$

CAD Methodology and Technique

Performance in all parameters. Outline of versatile registering, correspondence and Multimedia gadgets, for example, portable workstations, palmtops, PDAs, cameras, and so forth with the proposed procedures may give the better outcomes. Half breed GDI needs less quantities of transistors when contrasted with standard CMOS strategy. I need of less transistors prompts minimal effort of the gadget. The proposed work is done in Virtuoso stage utilizing UMC180 nm innovation. The stream of configuration is as appeared beneath in Figure 1.



Figure 1: outline stream of rhythm device

2. LITERATURE SURVEY

This is paper accessible two new symmetric plans for lowcontrol, high expediency full viper cells by means of GDI structure and half breed CMOS rationale style. The ULPD (Ultra Low-Power Diode) rationale level restorer is utilized as a part of adders for full-voltage swipe. The circuits are streamlined for vitality productivity at 0.13 μ m and 90 nm halfway drained (PD) SOI CMOS process hardware. Recreations performed on HSPICE, and the correlation with standard full snake cells demonstrated over the top change as far as Power, Area, Delay and Power-Delay-Product (PDP).[3] This is paper presented Modified Gate Diffusion Input (MGDI) Technique. They displayed new plan structure of essential computerized doors utilizing two transistors for AND, OR, XOR, NAND, NOR and XNOR entryways. Configuration is contrasted and fundamental GDI system[4].

3. PROPOSED WORK

This section tends to outline alternatives for normal information way administrators at rationale entryway level circuits. Since the plan of low power with rapid advanced framework is the prime test for VLSI creators, numerous alternatives exist that make exchange offs between speed, thickness, programmability, simplicity of outline, and different factors. This section tends to outline alternatives for basic information way administrators at rationale door level circuits. Rationale circuits for computerized frameworks might be combinational or consecutive. A combinational circuit comprises of rationale doors whose yields whenever are resolved from just the present blend of data sources [5].

To decrease leakage flow in CMOS circuits, a few procedures have been connected in various researches. Power utilization is classified as:-

- Dynamic (exchanging) power dissipation.
- Short circuit power dissipation.
- Leakage power dissipation.

3.1 Technology Scaling

Accordingly, the power dispersal of the transistor diminishes by a factor of S2, and increments by the consider S CV scaling. This significant lessening of the power dispersal is a standout amongst the most appealing elements of CF scaling.

Table 1: Influence of Scaling on MOS Device Characteristics

Parameter	Constant Field (CF)	Constant voltage (CV)
Channel length (L)	1/s	1/s
Channel width(W)	1/s	1/s
Gate oxide thichness (tox)	1/s	1/s
Junction depth (xj)	1/s	1/s
Power supply voltage	1/s	1
Threshold voltage (VTo)	1/s	1
Doping densities (NA,ND)	S	s ²
Oxide capacitance (Cox)	S	S
Drain current (Io)	1/s	S
Delay (t)	1/s	1/s ²
Power dissipation (P)	1/s ²	S
Leakage power (Pleakage)	exp.	1
Power density (P/area)	1	s ³
Power delay product (PDP)	1/s ³	1/s

4. FULL ADDER

A 1-bit full add e r circuit can be design e d using (1).

Sum = A xor B xor Cin

 $Cout = (AxorB)Cin + AB \dots (1)$

As said in the past area GDI gives feeble 0 and frail 1 relying upon the information P and N. The GDI XOR yield is as specified in Table 2. The reenactment waveform of 4 Tr GDI XOR entryway is appeared in Fig 3;[6] In this waveform, when inputs An and B are relegated the estimation of rational 0, the XOR yield is a corrupted rational 0. Also when A=1, B=0, then XOR yield is a feeble rational 1.

Table.2: Truth Table of Full-Adder

A	в	Cin	S	Cou
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

a) Proposed 11T Full Adder

Addition forms the reason for some handling operations from numbering to augmentation to separating. Accordingly, snake circuits that include paired numbers are of awesome enthusiasm to computerized framework planners. The circuit of 11T snake e one piece full viper is the combinational circuit that includes three information bits and produces two yield bits of their entirety and convey.



Figure 3: Transient simulation results of proposed 11T Adder

b) Proposed 10T Full Adder

The nMOS transistor is included on the grounds that it passes solid "0" esteem. The combine of extra nMOS with pMOS of GDI cell makes a solitary TG cell. An inverter is utilized initiate pMOS and nMOS of TG cell at the same time. In this plan input B is connected to wellspring of pMOS of GDI/TG cell. Presently, for input estimations of A = 0, B = 0 and A = 0, B = 1, because of inverter before GDI cell, nMOS of GDI cell behaviors and it passes solid "0" to yield. At the point when A = 1, pMOS of GDI/TG cell and nMOS of TG cell leads at the same time, subsequently input B will show up as yield with no corruption[7].



Figure 4: Proposed 10T XOR gate Full Adder



Figure 5: Delay Calculation of Proposed 10T Adder

c) Conventional 28T

The conventional CMOS adder cell utilizing 28 transistors in view of standard CMOS topology. Because of high number of transistors, its energy utilization is high.



Figure 6: Output Waveform of One Bit Full Adder Cell.

5. RESULT

In the first place, essential advanced entryways AND, OR and XOR are planned utilizing regular CMOS method, other existing strategies, for example, PTL, TG, GDI and proposed Hybrid GDI strategy. The GDI strategy with support addition for full swing yield is considered. The GDI based plans of entryways.

Technology	45nm	65nm	90nm	120nm	180nm
Vdd	0.70v	1.00v	1.20v	1.50v	1.80v

All recreations of proposed XOR viper is performed in Cadence Virtuoso at 180nm CMOS innovation each transistor has least length (Lmin=180nm as per utilized innovation), while their widths are commonly plan parameters. Supply voltage is 1. 8V at 270c with CL=1pf, all the parametric investigation of the circuit is appeared with the variety of supply voltage 0V to 1V to examination the variety of normal power utilization of proposed viper. So as to demonstrate what plans expend less control and have superior, Simulation is done for Power, deferral and PDP. As Shown in Table 3. Proposed 11T and 10T viper expend less power, deferral and PDP then other traditional and GDI snake.

Table 3: Comparison of Various Adders with Proposed Adder

Parameters	Average	Delay(ns)	PDP(fs)
	Power(us)		
28T	43.6	3.155	137.55
SERF	8.34	2.548	21.250
GDI	7.26	2.136	15,507
Proposed 11T	3.21	.03929	0.1261
8 Bit full Adder from 11T	42.23	6.028	254.56
16 Bit full Adder from 11T	86.83	2,024	175.39
Proposed 10T XOR Adder	4.59	1.241	5.696

Normal power we break down the conduct of Sum and Carrey yield with various supply voltage by utilizing parametric investigation. Design graph of Proposed 10T viper is appeared in Fig.7. it is developed in Microwind DSCH.3.1. Computerized circuits can spare catalyst to 40% and deferral can limit up to 97%. Most extreme 61% region can likewise be diminished if circuit is planned utilizing GDI strategy. Normal power dissemination and spread postponement are computed from the reenactment of schematic plan utilizing Specter test system inside Virtuoso specially craft stage. Further, region is figured subsequent to producing format in Microwind VLSI instrument from schematic planned in DSCH 3.2 apparatus. Reproduction of the sum total of what circuits has been finished with input supply voltage of 1.8 volts at a working temperature of27°C.



Figure 7: Shows Average Power Consumption of Conventional and Proposed Circuit

6. CONCLUSION

The primary goal of this exploration work has been to display another circuit procedure to enhance the swing level of GDI door alongside control effective outcomes in computerized circuit outline. The GDI method is rising as a solid option of CMOS for computerized circuit configuration however is experiences low edge drop issue. Fundamental doors and essential building squares of computerized frameworks, for example, full snake, convey proliferate viper, extent comparator, math rationale unit, double multiplier and corner encoded multiplier are composed utilizing Hybrid GDI entryways. Computerized frameworks built amid this examination are composed in Cadence IC configuration utilizing standard TSMC 0.18µm innovation at a supply voltage of 1.8 volts. Normal power dispersal and proliferation delay are computed utilizing Specter test system and region is figured in the wake of producing design in Micro wind apparatus.

REFERENCES

- Abu-Khater, V.A. Bellaouar, and. Elmasry, M. I,. "Circuit techniques for CMOS lowpower high-performance multipliers," IEEE Journal of Solid-State Circuits, vol. 31, no.10, pp. 1535– 1546, 1996.
- [2] Ko, U., Balsara, P. T., and Lee, W,. "Low-power design techniques for highperformance CMOS adders," IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol.3, no. 2, pp. 327–333, 1995.
- [3] Asmangerdi, N.S., Forounchi, J., and Ghanbari, K., "Anew8-TransistorFloatingFull-AdderCircuit,"IEEETrans.20thIranianConferenceonElectricalE ngineering, (ICEE2012), pp.14 05-1409, May, 2012
- [4] Shalem, R., John, E., and John, L. K., "A novel low power energy recovery full adder cell," in Proc. IEEE Great Lakes VLSI Symp., Feb. 1999, pp.380–383.
- [5] Bazzazi, A., and Eskafi, B., "Design and Implementation of Full Adder Cell with the GDI Technique Based on 0.18µm CMOS Technology", proceedings of the International multiconference of engineers and computer scientists, 2010.
- [6] Shams, A.M., and Bayoumi, M.A., A novel high performance CMOS 1-bit full adder cell, IEEE Trans.Circuitsand Systems-II: Analog digital SignalProcess, Vol. 47. Iss.5, pp. 478-48, 2000.
- [7] Morgenshtein, A., Fish, A., and Israel A. Wagner, "Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, VOL. 10, NO. 5, October 2002.
- [8] Agrawal, A.K., Wairya, S., .Nagaria, R.K., and Tiwari, S., "A New Mixed Gate Diffusion Input Full Adder Topology for High Speed Low Power Digital Circuits", World Applied Sciences Journal 7 (Special Issue of Computer & IT): 138-144, 2009
- [9] Morgenshtein, A., Fish and , I.A., Wagner, A., "Gate-Diffusion Input (GDI)- Annual power efficient method for digital circuits," Proc. 14thAnnual IEEE Int. ASIC/SOC Conf.,pp.39-43.2001.